

# Starlord KBL Refresh Schematics KabyLake-R

2017-05-25

REV : A00



*DY : None Installed*

*UMA: UMA only installed*

*OPS: DISCRTE OPTIMUS installed*

<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Cover Page**

Size  
A3

Document Number

**Starlord KBL-R**

Rev

**A00**

Date: Monday, August 28, 2017


Sheet 1 of 106

Project code: 4PD0CF010001(SL13\_R)  
4PD0CG010001(SL15\_R)  
4PD0CH010001(SL17\_B)

PCB P/N: 16888  
Revision: A00

# Star lord KBL Block Diagram

	SENSOR	IO	MB
ROR	17A18-SA	17A17-SA	17810-1
BBY	17A18-SA	17A16-SA	16888-1



CHARGER ISL88739		44
INPUTS	OUTPUTS	
AD+	DCBATOUT	
BT+		
SYSTEM DC/DC SY8288CRAC-GP		45
INPUTS	OUTPUTS	
DCBATOUT	PWR 5V 5V_S5 5V_AUX_S5	
CPU Core Power NCP81208MNTXG-GP		46-50
NCP81382MNTXG-1-GP		
NCP81382MNTXG-1-GP		
NCP81253MNTBG-GP		
INPUTS	OUTPUTS	
DCBATOUT	VCC_CORE	
DCBATOUT	+VCCGT	
DCBATOUT	+VCCSA_VR	
DDR4 SY8288RAC-GP		51
APL5338XAI-TRG-GP		
INPUTS	OUTPUTS	
DCBATOUT	1D2V_S3 0D675V_S0	
CPU DCDC-V1D00A AOZ1268Q1-02-GP		52
INPUTS	OUTPUTS	
DCBATOUT	1D0V_S5	
LDO-V1D5V S-1339D15-M5001-GP		54
INPUTS	OUTPUTS	
3D3V_S5	1D5V_S0	
LDO-V1D8V APL5930KAI-TRG-GP		54
INPUTS	OUTPUTS	
3D3V_S5	1D8V_S5	
5V/3V S0 G5016KD1U		40
INPUTS	OUTPUTS	
5V_S5 3D3V_S5	5V_S0 3D3V_S0	
VCCSTG M5938ARD1U-GP-U		40
INPUTS	OUTPUTS	
1D0V_S5	+VCCSTG	
VCCST TPS22965DSGR-GP-U		40
INPUTS	OUTPUTS	
1D0V_S5	+V1.00V_CPU	
SYSTEM DC/DC TPS51225RUKR-GP		45
INPUTS	OUTPUTS	
DCBATOUT	3D3V_AUX_S5 3D3V_S5 PWR_3D3V	

SSID = CPU

Vinafix.com

(Blanking)




<Core Design>


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>(Reserved)</b>			
Size A3	Document Number <b>Starlord KBL-R</b>		Rev <b>A00</b>
Date: Monday, August 28, 2017		Sheet 3 of 106	1









```
SKL(#543016):
Processor strap CFG[4] should be pulled low to enable embedded DisplayPort*
```



SVID DATA



SVID CLOCK



SVID\_543016:

Figure 10-7. Routing Illustration for SVID Topology





Table 10-10. SVID Bus Routing Guidelines

Signal	W1 [inches]	W2 [inches]	W3/4/5 [inches]	W2+W3+W4+W5 [inches]	W51 [inches]	W52 [inches]	R <sub>bus</sub> [Ω]	R <sub>VR</sub> [Ω]	R <sub>S</sub> [Ω]	R <sub>D</sub> [Ω]	VC <sub>VR</sub> [μF]
VIDSOUT							100	100	0	10	
VIDSCK	0.5-3	1-15	0.5-4	3-17	<0.1	<0.1	Empty	45	0	50	1.0
VIDALERT #							56	Empty	220	0	

SSID = CPU

Vinafix.com

Dummy, Vendor suggest  
20141117




HDMI


DP and DP to VGA

HDMI

Check



- [57] HDMI\_DATA2#
- [57] HDMI\_DATA2
- [57] HDMI\_DATA1#
- [57] HDMI\_DATA1
- [57] HDMI\_DATA0#
- [57] HDMI\_DATA0
- [57] HDMI\_CLK#
- [57] HDMI\_CLK
- [38] PCH\_DPC\_N0
- [38] PCH\_DPC\_P0
- [38] PCH\_DPC\_N1
- [38] PCH\_DPC\_P1
- [38] PCH\_DPC\_N2
- [38] PCH\_DPC\_P2
- [38] PCH\_DPC\_N3
- [38] PCH\_DPC\_P3



- C47
- C46
- D46
- C45
- A45
- B45
- A47
- B47
- E45
- F45
- B52
- G50
- F50
- E48
- F48
- G48
- F46
- L9
- L7
- L6
- N9
- L10
- R12
- R11
- U13

(#543016) The Skylake U/Y processor supports only two DDI ports - Port 1 and Port 2.



(#543016) eDP\_RCOMP Guideline

Signal	Trace Width	Isolation Spacing	Resistor Value	Length
eDP_RCOMP	20 mils	25 mils	24.9 $\Omega$ $\pm$ 1%	Max = 100 mils

(#543016) DDI Disabling and Termination Guidelines

Port	Strap	Enable Port	Disable Port
Port 1	DDPB_CTRLDATA	PU to 3.3 V with 2.2-k $\pm$ 5% resistor	NC
Port 2	DDPC_CTRLDATA	PU to 3.3 V with 2.2-k $\pm$ 5% resistor	NC

Design Guideline:  
Skylake processor signal eDP\_RCOMP should be connected to the VCCIO rail via a single 24.9  $\Omega$  resistor.



<Core Design>

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsin 221, Taiwan, R.O.C.

Title: **CPU (DISPLAY)**

Size: A3 Document Number: **Starlord KBL-R** Rev: **A00**

Date: Friday, December 08, 2017 Sheet 8 of 106


Main Func = CPU

Vinafix.com

(Blanking)



<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size

A3

Document Number

Starlord KBL-R

Rev

A00


Date: Monday, August 28, 2017

Sheet 9 of 106


CORE

20140814 DAVID

U-line 23e 28W  
IocMax current-I0ma max = 34 A  
220 0603 x 35(5 DV)




For U42




SLICED GT

U-line 23e 28W  
IocMax current-I0ma max[A] = 67 A  
220 0603 x35 (5 DV)



U42



VCCSA

220 0603 x13 (5 DV)




Table 53-3. SKL U Bulk Decoupling Requirements

Bulk Decoupling Locations	Requirements	Notes
VCC Power Plane at VR output	1x 220uF (Q4.5mD ESR)	Placed at primary side near to VR output
VCCGT Power Plane at VR output	1x 220uF (Q4.5mD ESR)	Placed at backside side near to VR output
VCCGT Power Plane at VR output	2x 220uF (Q4.5mD ESR)	Placed at primary side near to VR output
VCCGTx Power Plane at VR output	1x 220uF (Q4.5mD ESR)	Placed at primary side near to VR output
VCCGTx Power Plane at VR output	1x 220uF (Q4.5mD ESR)	Additional components needed when supporting 23e
VCCIO Power Plane at VR output	2x 47uF 0805	Placed at primary side near to VR output
VCCSA Power Plane at VR output	2x 47uF 0805	Placed at primary side near to VR output

Note: These requirements are based on 3MHz switching frequency VR with bandwidth of up to 250kHz.





Table 53-4. Decoupling Requirements for SKL U Processor (Sheet 1 of 2)

Domain	Backside cap	Primary side cap	Placement guideline
VCC	9x 22uF 0603		Place on secondary side, underneath the package
	7x 10uF 0402		
	15x 1uF 0201		
		8x 47uF 0805 (6.3V)	Place as close to the package as possible
VCCGT	10x 10uF 0402		Place on secondary side, underneath the package
	12x 1uF 0201		
		3x 47uF 0805 (6.3V)	Place as close to the package as possible
		7x 22uF 0603	
		3x 47uF 0805	Place as close to the package as possible
		5x 22uF 0603	Additional components needed when supporting 23e
VCCGTx	8x 10uF 0402		Place on secondary side, underneath the package
		8x 22uF 0603	Only needed when supporting 23e
VCCSA	7x 10uF 0402		Place on secondary side, underneath the package
	7x 1uF 0201		
		6x 10uF 0402	Place as close to the package as possible
VCCIO	2x 10uF 0402		Place on secondary side, underneath the package
	4x 1uF 0201		
VDDQ	2x 10uF 0402		Place as close to the package as possible
	4x 1uF 0201		
VDDQC	1x 1uF 0201		Place on secondary side, underneath the package
VCCPL	1x 1uF 0402		Place as close to the package as possible
VCCST	1x 1uF 0402		Place as close to the package as possible

Table 53-4. Decoupling Requirements for SKL U Processor (Sheet 2 of 2)

Domain	Backside cap	Primary side cap	Placement guideline
VCCSTG	1x 1uF 0402		Place on secondary side, underneath the package
VCCSTG			Placeholder only
VCCSTG	2x 10uF 0402		Place on secondary side, underneath the package
VCCSTG	1x 10uF 0402		Place on secondary side, underneath the package
VCCSTG	6x 1uF 0201		

VCCIO




**Layout Note:**




1uF:  
C1174 near N15  
C1180 near K15  
C1173 near AF20  
C1172 near N18  
C1175 near AB19

22uF :  
C1182 C1184 near N15









10uF:  
C1176 near N15



Size:0805 change to 0603  
20141117



RF request 2016/01/12 modify





(Blanking)



<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title <b>(Reserved)_SODIMM _SODIMM4</b>		
Size A4	Document Number <b>Starlord KBL-R</b>	Rev <b>A00</b>
Date: Monday, August 28, 2017		Sheet 14 of 106

Main Func = PCH




Table 8-1. Switchable Graphics GPIO Requirements

GPIO	Usage
DGPU_PWR_EN#	BIOS drives to turn on/off the discrete graphics power.
DGPU_PWROK	dGPU voltage regulator drives to indicate power status to the PCH. It enables clocks to dGPU.
DGPU_HOLD_RST#	Discrete Graphics Enable signal. BIOS controls and a PCH GPIO drives. It gates Platform Reset to enable Reset for the dGPU.
DGPU_PRSENT#	Used only by the CRB or if Graphic Cards requiring AC caps on the motherboard or add-in card is supported on the platform to indicate that a card is present.

[#545659 Rev0.7]

GPIO Group Summary

GPIO Group	Power Pins	Voltage
Primary Well Group A (GPP_A)	VCCPGPPA	1.8V or 3.3V
Primary Well Group B (GPP_B)	VCCPGPPB	1.8V or 3.3V
Primary Well Group C (GPP_C)	VCCPGPPC	1.8V or 3.3V
Primary Well Group D (GPP_D)	VCCPGPPD	1.8V or 3.3V
Primary Well Group E (GPP_E)	VCCPGPPE	1.8V or 3.3V
Primary Well Group F (GPP_F)	VCCPGPPF	1.8V
Primary Well Group G (GPP_G)	VCCPGPPG	1.8V or 3.3V
Deep Sleep Well Group (GPD)	VCCPDSW_3p3	3.3V





Table 12-7. PCIe\* Configuration Lane Reversal Mapping

PCIe* Configuration	PCIe* Controller #1	PCIe* Controller #2	PCIe* Controller #3 (On U Port 0/Port 1)	PCI Express* Downstream Connector Lane
1x4	1	5	9	3
	2	6	10	2
	3	7	11	1
	4	8	12	0
2x1+1x2	1	5	9	0
	2	6	10	0
	3	7	11	1
	4	8	12	0

#545659 (SKL\_PCH\_U\_T\_D0 Rev0.7)

Figure 3-1. HSI0 Muxing on SKL PCH-LP (U Series)



Dell\_C717\_CSB\_HSI0\_Port\_Assignment\_Rev0.7\_2016-10-18\_Release (Wistron)\_DELL

Table 24-3. PCI Express\* Link Configurations Supported

SKL	PCIe Link Config	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
U	1x4	Port1	Port2	Port3	Port4	Port5	Port6	Port7	Port8	Port9	Port10	Port11	Port12				
	2x2	Port1	Port2	Port3	Port4	Port5	Port6	Port7	Port8	Port9	Port10	Port11	Port12				
	1x2 + 2x1	Port1	Port2	Port3	Port4	Port5	Port6	Port7	Port8	Port9	Port10	Port11	Port12				
	4x1	Port1	Port2	Port3	Port4	Port5	Port6	Port7	Port8	Port9	Port10	Port11	Port12				
Y	1x4	Port1	Port2	Port3	Port4	Port5	Port6	Port7	Port8	Port9	Port10	Port11	Port12				
	2x2	Port1	Port2	Port3	Port4	Port5	Port6	Port7	Port8	Port9	Port10	Port11	Port12				
	1x2 + 2x1	Port1	Port2	Port3	Port4	Port5	Port6	Port7	Port8	Port9	Port10	Port11	Port12				
	4x1	Port1	Port2	Port3	Port4	Port5	Port6	Port7	Port8	Port9	Port10	Port11	Port12				
	1x2									Port9	Port10						
	2x1									Port9	Port10						

©Core Design

**Main Func = PCH**



SSID = PCH

**PCH strap pin:**



<b>eSPI or LPC</b>	Sampled at rising edge of RSMRST#
<b>SML0ALERT# / GPP_C5</b>	This signal has a weak internal pull-down. 0 = LPC is selected for EC. 1 = eSPI is selected for EC.

This signal has a weak internal pull-down.

**PCH strap pin:**


<b>BOOT HALT</b>	
<b>SPI0_MOSI</b>	0 = ENABLED 1 = DISABLED WEAK INTERNAL PU

This signal has a weak internal pull-up.




Vince DVT2,20170511

Vince, 20161017



Wings 20161017


Vince, 20161017




Vince.20161026

Vince,20161026


SSD




Vince.20170120 common part request



20170328




Vince,20161027



Pin	Connection
#1,#3	X'tal
#2,#4	GND

Vince,20170110



&lt;Core Design:



Title			
<b>CPU (LPC/SPI/SMBUS/CL/CLK)</b>			
Size A2	Document Number	Rev	
	<b>Starford KBL-R</b>	<b>A0</b>	
Date:	Friday, December 08, 2017	Sheet 18 of	106


SSID = PCH

Strap pin:


Port B / Port C Detected	Sampled at rising edge of PCH_PWROK
DDPB_CTRLDATA	0 = Port B is not detected. ★ 1 = Port B is detected.
DDPC_CTRLDATA	0 = Port C is not detected. ★ 1 = Port C is detected.

These two signals have weak internal pull-down.

Vince,20161107




Vince,20161102



PCH strap pin:

Flash Descriptor Security Override/ Intel ME Debug Mode	
HDA_SDOUT	Low = Default ★ High = Enable



The internal pull-down is disabled after PLTRST# deasserts



PCH strap pin:


NO REBOOT	
HDA_SPKR	★ Low = Enable (Default) High = Disable

The internal pull-down is disabled after PLTRST# deasserts




Vince,20170721

Vince,20170106



<Core Design>


SSID = PCH



<Core Design>

Vinafix.com

Vince, 20161013




&lt;Core Design&gt;




Main Func = PCH

Vinafix.com



Pin	Connection
#1,#3	X'tal
#2,#4	GND



<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU\_(RSVD)

Size A4

Document Number

Starlord KBL-R


Rev A00

Date: Friday, December 08, 2017


Sheet 22 of 106



Main Func = KBC




Main Func = SPI Flash



Source	QUAD/DUAL fast read	DUAL fast read	SFDP
72.25128.0B1	O	O	O
	O	O	O
	O	O	O

Delivery Voltage 3.19V  
(when R2510 1K6 ohm)


Main Func = RTC



29.2.1 VCCRTC External Circuit

On KBL, the VCCRTC max voltage is being reduced to minimize leakage on the ESD diodes and prevent RTC oscillator problems. Whether VCCRTC is sourced from Vbatt in G3 or VCCDSW\_3p3 in Non-G3 state, platform designers must ensure the effective voltage at VCCRTC does not exceed 3.2V. The following sections will detail various options platform designers can use to achieve this new specification.





Vinafix.com




SSID = Audio




Layout Note:

Speaker trace width >40mil @ 2W4ohm speaker power



Speaker



Universal Jack (Moved to I/O Board)



CLOSS TO HPMIC1



Main Func = Audio

Vinafix.com

(Blanking)



<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**(Reserved)**

Size  
A4

Document Number

**Starlord KBL-R**

Rev  
**A00**

Date: Monday, August 28, 2017

Sheet 30 of 106

Vinafix.com

(Blanking)




SSID = LAN

Vinafix.com

(Blanking)



<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**XFOM&RJ45**

Size	Document Number	Rev
A3	<b>Starlord KBL-R</b>	<b>A00</b>

Date:	Monday, August 28, 2017	Sheet	32	of	106
-------	-------------------------	-------	----	----	-----

Main Func = Card Reader

Vinafix.com




(Blanking)





# Main Func = USB3.0 Port1

Vince, 20170206



<Core Design>



**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**USB switch**

Size

Document Number

**Starlord KBL-R**

Rev

**A00**





Date: Friday, December 08, 2017

Sheet 35 of 106

SSD = USB3.0 Port1





USB2.0 Port2 and USB2.0 Port3 are on IOBD

USB3.0 Port1



USB 3.0 Connector Pin definition	
1	POWER
2	USB 2.0 D-
3	USB 2.0 D+
4	GND
5	StdA_SSRX- SuperSpeed RX
6	StdA_SSRX+
7	GND
8	StdA_SSTX- SuperSpeed TX
9	StdA_SSTX+

USB3.0 Port2













<Core Design>

**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title: **USB30**

Size A3 Document Number: **Starlord KBL-R** Rev: **A00**


Date: Friday, December 08, 2017 Sheet 36 of 106



# TypeC



6	Single Port - Intel - DDM support - Starlord KBL - R	L0	L2
---	--	----	----



Voltage level	Voltage value
L0	0V
L1	3.3V/8
L2	2 * 3.3V/8
L3	3 * 3.3V/8
L4	4 * 3.3V/8
L5	5 * 3.3V/8
L6	6 * 3.3V/8
L7	7 * 3.3V/8

**DELL Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Starlord KBL-R

Document Number: A3


Rev: A00

Date: Friday, December 08, 2017


Sheet 37 of 106

**Main Func = TYPEC MUX**

Vince, 20161012



Vince,20161026




Vince,20170721

Vince,20170721

FLIP FOL	CELO ANSEL	CEL1 EN	Mux Operation
X	LOW	LOW	POWER DOWN
LOW	LOW	HIGH	4-lane Orientation 1
HIGH	LOW	HIGH	4-lane Orientation 2
LOW	HIGH	HIGH	2-lane Orientation 1
HIGH	HIGH	HIGH	2-lane Orientation 2
LOW	LOW	LOW	USB3.1 only Orientation 1
HIGH	HIGH	LOW	USB3.1 only Orientation 2

	DCI	non-DCI
23 CTLL/HPDIN	DP ENABLE in GPIO mode HPD in I2C mode	DP Enable in GPIO mode, Unused in I2C mode
29 CAD_SNK/DCI_DAT	AUX Snoop EN in GPIO mode DCI EN in I2C mode	AUX Snoop EN in GPIO mode EN in I2C mode
32 DCI_CLK	HPD in GPIO mode DCI_CLK in I2C mode	HPD

Vince,20160922



Vince, 20161028

FLIP#	ENA	ENB	OUT_A0	OUT_B0
0	0	1	X	USB
0	1	1	I2C	USB
1	1	0	USB	X
1	1	1	USB	I2C

**<Core Design>**

**DELL** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			
<b>(Reserved)</b>			
Size A2	Document Number <b>Starlord KBL-R</b>	Rev <b>A0</b>	
Date: Friday, December 08, 2017	Sheet 38	of	106

Main Func = USB3.0 Port1


Vinafix.com





# Main Func = Power Plane & Sequence

Vinafix.com




Reserve by NON DS3 function 20150413

Vince,20161031



DS3

<Core Design>


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Connected_Standby(1/2)+DS3</b>			
Size A4	Document Number <b>Starlord KBL-R</b>		Rev <b>A00</b>
Date: Friday, December 08, 2017		Sheet 41	of 106

Main Func = DIMM1  
Main Func = DIMM2

Vinafix.com



<Core Design>



Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Connected\_Standby(2/2)

Size

A3

Document Number

Starlord KBL-R

Date

Monday, August 28, 2017

Rev

A00

Sheet

42


 of 

106





Vinafix.com



Vince, 20161011



SSID = PWR.Plane.Regulator\_5V




SSID = PWR.Plane.Regulator\_3D3V



Vinafix.com

0413 P/N change 78.15322, 2PLDL to 78.15322, 2PL



	U22 1.5W	U42 1.5W
PR4640	11.5K (64.11525, 60S)	20.5K (64.20525, 60S)
PR4679	DY	71.5K (64.71525, 55S)
PR4677	DY	10 (64.10805, 60S)
PR4678	DY	4.87K (64.48715, 60S)
PC4641	DY	0.047u (78.47322, 2PL)
PR4676	1K (64.10015, 60S)	DY
PR4662	11.1K (64.11125, 60S)	100K (64.10035, 60S)
PR4658	97.6K (64.97625, 60S)	97.6K (64.97625, 60S)
PR4635	51.1K (64.51125, 60S)	51.1K (64.51125, 60S)
PR4628	105K (64.10535, 60S)	105K (64.10535, 60S)
PR4632	30.1K (64.30125, 60S)	26.1K (64.26125, 60S)

20170208

For NCP81218MNTXG-GP Vboot

&lt;Core Design&gt;

**DELL** Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu,  
Taipex Hsien 301, Taiwan, R.O.C.

Title **NCP81208MN CPU VCORE(1/3)**

Size A2 Document Number **Starford KBL-R** Rev A00

Date: Friday, December 08, 2017 Sheet 46 of 106

Main Func = CPU CORE

Vince,20161020

For acoustic noise

Vince,20160922


1020 EMI add

EVT1\_20160901

EVT1\_20160810

EVT1\_20160829

<Core Design>



**Main Func = CPU CORE**


Vince, 20160922

Vince, 20160929

Vince, 20161020

Vince, 20160929

1020 EMI add



**<Core Design>**



Main Func = CPU\_CORE

Vinafix.com

(Blanking)

<Core Design>


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title <b>NCP81210MN_CPU_VCCGTUS</b>		
Size A4	Document Number <b>Starlord KBL-R</b>	Rev <b>A00</b>
Date: Monday, August 28, 2017		Sheet 49 of 105

# Main Func = CPU\_CORE


Vince,20160922

Vinafix.com

Vince,20161020




Confirm with EE:  
22uF/0805 total 20pcs (DY 5 pcs)



SY8288RAC for 1D2V

OCP setting	
High	12A
Float	8A
Low	6A




SSID = PWR.Plane.Regulator\_1D0V

Vinafix.com

# AOZ2262 for 1D0V

Design Current : 9A  
11.25A<OCP>13.5A



$$V_o = 0.8 \times (1 + R1/R2) = 0.8 \times (1 + 2.55/10) = 1.004V$$

<Core Design>

Vinafix.com




<Core Design>


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>(Reserved)</b>			
Size	Document Number		Rev
A3	<b>Starlord KBL-R</b>		<b>A00</b>
Date: Monday, August 28, 2017		Sheet 53 of	106

SSID = 1D5V


APL5930 for 2D5V



S-1339D15-M5001 for 1D5V\_S0



APL5930 for 1D8V\_S5



<Core Design>


**DELL** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title: (Reserved)









Size: A3 Document Number: Starlord KBL-R Rev: A00

Date: Friday, December 08, 2017 Sheet: 54 of 106

SSID = LCD



Power Pin Count : 7  
GND Pin Count : 9









Vinafix.com



<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>CRT</b>			
Size A2	Document Number <b>Starford KBL-R</b>		Rev <b>A00</b>
Date: Monday, August 28, 2017			
Sheet 58		of 108	

**SSID = HDMI**



(Blanking)






(Blanking)



SSID = HDD


SATA HDD Connector

[16] HDD\_DEVSIP >>> R6002 1 HDD\_DEVSIP\_R 2 OR0402-PAD  
Reserved for M15 EE Implementation.



Swap based on the swap report.

Close to HDD1  
Modify at 20150922



Add HDD power switch schematic(reserve) by Win10 feature ,DVT1 20150204

Main Func = ODD

Main Func = WLAN

Vinafix.com



<Core Design>



Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**NGFF WLAN CONN**

Size  
A3

Document Number  
**Starlord KBL-R**

Rev  
**A00**

Date: Monday, August 28, 2017Sheet 61 of 106


(Blanking)



<Core Design>



		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Reserved</b>			
Size A4	Document Number <b>Starlord KBL-R</b>		Rev <b>A00</b>
Date: Monday, August 28, 2017		Sheet 62 of	106

Vince, 20160929



Vince, 20161028

## SSD M.2 CONN




PCIE : 1 ; SATA : 0

Vince, 20161007

Vince, 20161


Vince, 201610




**Layout Note:**  
Need close to

**Important!** SATA Host DEVSLP signals shall not be terminated since device shall terminate the


- This is an open-drain pin on the PCH side. PCH will tri-state this pin to signal to the SATA device that it may enter a lower power state (pin will go high due to pull-up that's internal to the SATA device, per DEVSPLP specification). PCH will drive pin low to signal an exit from DEVSPLP state.
- When used as DEVSPL, no external pull-up or pull-down termination required from SATA Host DEVSPL.



Vince, 20161011



Vince, 20161011



Vince, 20161011

### Table 13-12. SATA / PCI Express\* Gen 2 and Gen 3 Capacitor Values


Condition	PCI Express* Gen 2 Only	PCI Express* Gen 3 Only	SATA Only	PCI Express* Gen 2/ SATA	PCI Express* Gen 3/ SATA
Processor Tx	100 nF	220 nF	10 nF	100 nF	220 nF
Processor Rx	None	None	10 nF <sup>2</sup>	None	None <sup>3</sup>

**Notes:**

1. Design Constraint: For PCIe only application, please refer to the PCIe guidelines for details.
2. Design Constraint: For SATA only application, both Tx and Rx channels need to have 10 nF capacitors on the motherboard. This option supports all SATA devices. However, the Rx 10 nF capacitor can be removed if DC coupled ODDs / devices are NOT used.
3. Design Constraint: For PCIe\* Gen 2/ SATA multiplexed configuration, motherboard Tx requires a 100 nF AC capacitor and NO AC capacitor is required for motherboard Rx channel. **This option DOES NOT support DC coupled ODDs / Devices.**
4. Design Constraint: For PCIe\* Gen 3/ SATA multiplexed configuration, motherboard Tx requires a 220 nF AC capacitor and NO AC capacitor is required for motherboard Rx channel. **This option DOES NOT support DC coupled ODDs / Devices.**
5. Design Constraints, Required: Refer to the [Chapter 3, "General Differential Signals Design Guidelines"](#) along with the additional guidelines in this section for all design optimization guidelines.
6. Design Constraint: For PCIe\* lane that needs to support either **PCIe\* Gen2 devices** or **PCIe\* Gen3 devices**, follow the PCIe\* Gen 3/ SATA multiplexed configuration, motherboard Tx requires a 220 nF AC capacitor and NO AC capacitor is required for motherboard Rx channel. **This option DOES NOT support DC coupled ODDs / Devices.**

Table 48. Socket 3 SSD Pin-Out (Mechanical Key M) On Platform

74	1.0	END	75
72	2.0	END	76
70	3.0	END	77
68	LOCAL INSTRUCTIONS (N) IN NUC	PERIOD (PERIOD-SATA)	80
	Connector Key	Connector Key	
	Connector Key	Connector Key	
	Connector Key	Connector Key	
98	N/C	Connector Key	57
96	N/C	Connector Key	58
94	PERIOD (PERIOD-SATA) IN NUC	PERIOD	59
92	CLEAR (C) IN NUC	PERIOD	60
90	PERIOD (PERIOD-SATA) IN NUC	PERIOD	61
88	N/C	PERIOD	62
86	N/C	PERIOD	63
84	N/C	PERIOD	64
82	N/C	PERIOD	65
80	DEV (DEV) IN NUC	PERIOD	66
78	N/C	PERIOD	67
76	N/C	PERIOD	68
74	N/C	PERIOD	69
72	N/C	PERIOD	70
70	N/C	PERIOD	71
68	N/C	PERIOD	72
66	N/C	PERIOD	73
64	N/C	PERIOD	74
62	N/C	PERIOD	75
60	N/C	PERIOD	76
58	N/C	PERIOD	77
56	N/C	PERIOD	78
54	N/C	PERIOD	79
52	N/C	PERIOD	80
50	N/C	PERIOD	81
48	N/C	PERIOD	82
46	N/C	PERIOD	83
44	N/C	PERIOD	84
42	N/C	PERIOD	85
40	N/C	PERIOD	86
38	DEV (DEV) IN NUC	PERIOD	87
36	N/C	PERIOD	88
34	N/C	PERIOD	89
32	N/C	PERIOD	90
30	N/C	PERIOD	91
28	N/C	PERIOD	92
26	N/C	PERIOD	93
24	N/C	PERIOD	94
22	N/C	PERIOD	95
20	N/C	PERIOD	96
18	N/C	PERIOD	97
16	N/C	PERIOD	98
14	N/C	PERIOD	99
12	N/C	PERIOD	100
10	N/C	PERIOD	101
8	N/C	PERIOD	102
6	N/C	PERIOD	103
4	N/C	PERIOD	104
2	N/C	PERIOD	105



## <Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**(Reserved)**

Size

Document Number
-----------------

**Starlord KBL-R**

Rev


Date: Friday, December 08, 2017

Sheet 63 of

106


Vinafix.com

Battery LED1 (AMBER\_LED)  
Low activated from KBC GPIO



Battery LED2 (WHITE\_LED)  
Low activated from KBC GPIO

SATA LED




Add SATA LED solution by customer request 2016/02/03

Vince, 20170116


SSID = KB

Vince, 20170208


## Keyboard




Vince, 20161201





KB Backlight Power Consumption: 285mA max.





CAP LED Control  
LOW acted from KBC GPIO




## Main Func = TPAD



GPIO\_TPAD: TBD  
(Touch pad wake# for S3 wake up @ PCH GPIO??)



Need to check if it is Active High or Active Low  
and check if there is PH on TPAD side.



Pin number	Pin name
1	VDD
2	DAT (I2C)
3	CLK (I2C)
4	GND
5	ATTN
6	GPIO
7	DAT (PS2)
8	CLK (PS2)



<Core Design>



Vinafix.com




(Blanking)

<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Reserved</b>			
Size A3	Document Number <b>Starlord KBL-R</b>		Rev <b>A00</b>
Date: Monday, August 28, 2017	Sheet 1	67	of 106

SSID = Debug



<Core Design>


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Dubug connector</b>			
Size A4	Document Number <b>Starlord KBL-R</b>		Rev <b>A00</b>
Date: Friday, December 08, 2017		Sheet 68 of	106

Vinafix.com




<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Reserved</b>			
Size	Document Number		Rev
A3	<b>Starlord KBL-R</b>		<b>A00</b>
Date:	Monday, August 28, 2017	Sheet 69 of 106	1



**Note:**

- (1) Keep all signals are the same trace width. (included VDD, GND).
- (2) No VIA under IC bottom.



Vinafix.com



(Blanking)


<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>RESERVED</b>			
Size	Document Number		Rev
A3	<b>Starlord KBL-R</b>		<b>A00</b>
Date:	Monday, August 28, 2017	Sheet	71 of 106

Vinafix.com



<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>USB3.0 PORT</b>			
Size	Document Number		Rev
A3	<b>Starlord KBL-R</b>		<b>A00</b>
Date:	Monday, August 28, 2017		Sheet 72 of 106

(Blanking)



<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Reserved</b>			
Size	Document Number		Rev
A3	<b>Starlord KBL-R</b>		<b>A00</b>
Date:	Monday, August 28, 2017		Sheet 73 of 106

(Blanking)



(Blanking)



<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size  
A3

Document Number  
**Starlord KBL-R**

Date: Monday, August 28, 2017

Rev  
**A00**

Sheet 75 of 106

**DELL** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			
<b>GPU(1/5)PEG</b>			
Size A2	Document Number	Rev	
	<b>Starlord KBL-R</b>	<b>A00</b>	
Date:	Monday, August 28, 2017	Sheet 76	of 106

Vinafix.com





Vinafix.com






Main Func = dGPU

Vinafix.com



<Core Design>


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>GPU-VRAM1,2 (1/4)</b>			
Size	Document Number		Rev
A3	<b>Starlord KBL-R</b>		<b>A00</b>
Date:	Monday, August 28, 2017		Sheet 81 of 106

Main Func = dGPU

Vinafix.com



<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>GPU-VRAM3,4 (2/4)</b>			
Size	Document Number		Rev
A3	<b>Starlord KBL-R</b>		<b>A00</b>
Date:	Monday, August 28, 2017		Sheet 82 of 106

Main Func = dGPU

Vinafix.com



<Core Design>


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>GPU-VRAM5,6 (3/4)</b>			
Size	Document Number		Rev
A3	<b>Starlord KBL-R</b>		<b>A00</b>
Date:	Monday, August 28, 2017		Sheet 83 of 106

Main Func = dGPU

Vinafix.com



<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>GPU-VRAM7,8 (4/4)</b>			
Size	Document Number		Rev
A3	<b>Starlord KBL-R</b>		<b>A00</b>
Date:	Monday, August 28, 2017		Sheet 84 of 106

Main Func = dGFX\_CORE

Vinafix.com



<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>GPU CORE</b>			
Size	Document Number		Rev
A2	<b>Starford KBL-R</b>		<b>A00</b>
Date: Monday, August 28, 2017			
Sheet 88 of 108			

Main Func = dGPU

Vinafix.com



<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taippei Hsien 221, Taiwan, R.O.C.	
Title			
<b>GPU Discrete Power</b>			
Size	Document Number	Rev	
A2	<b>Starlord KBL-R</b>	A00	
Date: Monday, August 28, 2017			
Sheet 88 of 108			

(Blanking)




(Blanking)




SSID = UnusedParts

34.4YW18.001




SSID = EMI




ZZ.00PAD.7F1






ZZ.00PAD.7G1



Mind the voltage rating of the caps.



SSID = RF



Remove EC8931, EC8932, EC8926, EC8930 for placement

RF request 2016/01/12 modify

(Blanking)



<Core Design>



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title

**Reserved**

Size	Document Number	Rev
A3	<b>Starlord KBL-R</b>	<b>A00</b>

Date: Monday, August 28, 2017	Sheet 90 of 106
-------------------------------	-----------------

SSID = TPM




(Blanking)




<Core Design>


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title <b>(Reserved)Finger Print</b>		
Size A4	Document Number <b>Starlord KBL-R</b>	Rev <b>A00</b>
Date: Monday, August 28, 2017		Sheet 92 of 106




(Blanking)



(Blanking)




(Blanking)



(Blanking)

(Blanking)

<Core Design>



Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

LVDS Switch

Size

A3

Document Number

Starlord KBL-R

Rev

A00

Date: Monday, August 28, 2017


Sheet 97 of 106

Vinafix.com

(Blanking)




<Core Design>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>CRT Switch</b>			
Size	Document Number		Rev
A3	<b>Starlord KBL-R</b>		<b>A00</b>
Date:	Monday, August 28, 2017		Sheet 98 of 106

Vinafix.com




CLK Block Diagram



[illegible]

[illegible][vinafix.com](http://vinafix.com)

## ISO-27188-001 v031



Notes: - All 3.3V includes all rails powered at 3.3V  
- PEX\_VDD 1.05V includes all rails that are shared

The following timing diagram in Figure 18-12 and Table 18-3 describes the GC6 2.0 enter and exit sequence and timing requirements.




Figure 18-12. GC6 2.0 Entry/Exit Sequence Timing Diagram

Table 18-2. GC6 2.0 Entry/Exit Sequence Timing Parameters

Symbol	Description	Min	Max	Unit
T0	GPU_EVENT assertion period	0.001	N/A	ms
T1	3V3_MAIN_EN assertion to all power rails up and stable	0.04	4	ms

### 3.10.2.2 Power-Down Sequence

There is no specific power down sequence. However, residual voltage from power down must not violate the power-up sequence when back to back GPU power-down and power-up events take place.


**Note:**

- All RAIL PGOOD#1 represents all GPU power rails are ramped up and in regulation. If any GPU power rail cannot be guaranteed in regulation this state should equal 0.
- During GC6 exit, the order of power rail ramp-up must follow the power-up sequence described in Chapter 3 with the exception that FBVDD/Q stays on.
- All delays should be minimized to increase time spent in GC6 for maximum power saving.
- The entire entry/exit sequence must complete within 200 ms.


[illegible]



# PCH SMBus Block Diagram




# KBC SMBus Block Diagram




<Core Design>

# Thermal Block Diagram

Vinafix.com



# Audio Block Diagram



Vinafix.com



<Core Design>



**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

***SIP connector***

Size  
A

Document Number

***Starlord KBL-R***

Rev

***A00***

Date: Monday, August 28, 2017

Sheet 106 of 106